





© The reproduction, distribution and utilization of this document as well as the communication of its contents to others without express authorization is prohibited. Offenders will be held liable for the payment of damages. All rights reserved in the event of the grant of a patent, utility model or design.



Leiterplatten-Lochbild
pcb-layout



Optional Reihe für Schirmblech
 unteres Schirmblech auf geraden Positionen
 oberes Schirmblech auf ungeraden Positionen
 optional row for shielding
 lower shield on even position
 upper shield on odd position

Mechanische Lebensdauer / performance level:
 class 2, according to IEC 61076-4-101
 (Au over PdNi over Ni)

Technische Änderungen vorbehalten / all data subject to amendment without notice

| | | | | |
|--|--|---|-------------|---|
| Werkstoff / Material: | | Allgemeintoleranz / General tolerances | | Maßstab / Scale: 2:1 |
| | | Tolerierungsgrundsatz / Fundamental tolerancing principle DIN ISO 8015 | A3 | Verwendungsbereich / Range of application Kundenzchg. / customer drawing |
| | | Datum / Date | Name / Name | Benennung / Description |
| | | Erst./Drawn | S. Kowatsch | hm2.0 Federleiste / female connector |
| | | Gepr./Insp. | | Bauform B25 / type B25 ohne Schirmblech / without |
| 03 drawing modified 26.07.2011 S. Kowat | | | | Zeichnungsnummer / Drawing number |
| Version / Änderung / Revision Datum / Date Name / Name | | ept ept GmbH www.ept.de | | Art / Art Blatt / Sheet C 1 / 1 |
| | | | | Status / Status |
| | | | | Gewicht / Weight: FEHLER:Gewicht |